Acta Informatica Pragensia 2013, 2(2), 77-96 | DOI: 10.18267/j.aip.262894

Mikroprogram pre riadenie procesu spájania operandov v architektúre DF KPI

Norbert Ádám
Katedra počítačov a informatiky, Fakulta elektrotechniky a informatiky, Technická univerzita v Košiciach, Letná 9, 040 01 Košice, Slovenská republika

V článku uvedená architektúra je založená na výpočtovom modeli "data flow", v ktorom riadenie výpočtu je založené na spracovaní toku dát. Základným prvkom DF architektúry je koordinačný procesor (CP), ktorý je zodpovedný za riadenie a organizáciu vykonávania inštrukcií. Štruktúrna organizácia CP je navrhnutá ako dynamický multifunkčný systém. Pri vykonávaní operácií môže CP prechádzať rôznymi stavmi, v dôsledku čoho táto jednotka predstavuje dynamický prúdový systém. Prechod a poradie prechodu medzi jednotlivými stavmi CP je podmienený typom spracovaného operátora pri interpretovaní prúdu operandov. Z možných typov operátorov, článok uvádza mikroprogramové riadenie pre jednovstupové operátory.

Keywords: data flow model, mikroprogram, spájanie operandov, spracovanie, zreťazenie

Microprogram for operand matching in DF KPI architecture

The architecture described in this article is based on the data-flow computation model, in which computation is driven by processing a flow of data. The basic element of the data-flow architecture is the coordinating processor (CP), responsible for controlling and organizing the execution of instructions. As to its structure, the CP is designed as a dynamic, multi-functional system. When executing the operations, the CP may acquire various states, therefore it is a dynamic pipelining system. The transitions and the order of the states between two transitions depend on the type of the operator processed at the time of interpreting the flow of operands. This article details the microprogram control of single-input operators.

Keywords: Data flow model, Microprogramm, Pipeline, Processing, Operand matching, Processing unit

Received: September 12, 2013; Revised: December 12, 2013; Accepted: December 22, 2013; Published: December 31, 2013  Show citation

ACS AIP APA ASA Harvard Chicago Chicago Notes IEEE ISO690 MLA NLM Turabian Vancouver
Ádám, N. (2013). Microprogram for operand matching in DF KPI architecture. Acta Informatica Pragensia, 2(2), 77-96. doi: 10.18267/j.aip.26
Download citation
  • BibTeX (.bib)
  • Bookends (.ris)
  • EasyBib (.ris)
  • EndNote (.enw)
  • EndNote 8 (.xml)
  • ISI WoS (.isi)
  • Medlars (.medlars)
  • Mendeley (.ris)
  • MODS (.xml)
  • Papers (.ris)
  • RefWorks (.txt)
  • RefManager (.ris)
  • RIS (.ris)
  • MS Word (.xml)
  • Zotero (.ris)
    • Open full article

    References

    1. ARVIND - CULLER, D. E. Dataflow Architectures. In Annual Review of Computer Science, Vol. 1, CA: Annual Reviews Inc. Palo Alto, 1986. pp. 225-253. ISBN 0-8243-3201-6. Go to original source...
    2. CARLSTRÖM, J. - BODÉN, T. Synchronous Dataflow Architecture for Network Processors. In Micro IEEE, Volume. 24, Issue 5, 2004. pp. 10-18. ISSN 0272-1732. Dostupné z: http://citeseerx.ist.psu.edu/viewdoc/download?doi=10.1.1.229.1244&rep=rep1&type=pdf Go to original source...
    3. DENNIS, J. B. Data-Flow Supercomputers. In Computer, Volume 13, Issue 11, 1980, pp. 48-56. Go to original source...
    4. FRANKLIN, A. D at al. Sub-10 nm Carbon Nanotube Transistor, In Nano Letters, Volume 12, Issue 2, 2012. pp. 758-762.
    5. GURD, J. R. - KIRKHAM, C. C. - WATSON, I. The Manchester Prototype Data-Flow Computer. In Communication of the ACM, Volume 28, Number 1, 1985. pp. 34-52. Dostupné z: http://courses.cs.washington.edu/courses/csep548/05sp/gurd-cacm85-prototype.pdf Go to original source...
    6. GYÖRÖK, GY. - MAKÓ, M. - LAKNER, J. Combinatorics at Electronic Circuit Realization in FPAA. In Acta Polytechnica Hungarica, Volume 6, No. 1, 2009. pp. 151-160. ISSN 1785-8860.. Dostupné z: http://www.uni-obuda.hu/journal/Gyorok_Mako_Lakner_17.pdf
    7. GYÖRÖK, GY. The FPAA realization of analog predictive circuit. In 8th IEEE International Symposium on Applied Machine Intelligence and Informatics: SAMI 2010, 2010. pp. 105-108. ISBN 978-1-4244-6424-1. Go to original source...
    8. JAMIL, T. - DESHMUKH R.G. Design of a Tokenless Architecture for Parallel Computations Using Associative Dataflow Processor. In Proc. of Conf. on IEEE SOUTHEASTCON ´96, Briging Together Education, Science and Technology, Tampa, FL, USA 1996. Pp. 649 - 656. ISBN 0-7803-3088-9. Go to original source...
    9. JELŠINA, M a kol. Architektonické riešenie počítačového systému data flow KPI. Košice: Elfa s.r.o., 2004. ISBN 80-89066-86-0.
    10. KOPJÁK J. - KOVÁCS, J. Event-driven control program models running on embedded systems. In 6th IEEE International Symposium on Applied Computational Intelligence and Informatics, Romania, 2011. pp. 323-326. ISBN 978-1-4244-9109-4. Go to original source...
    11. KOPJÁK J. - KOVÁCS, J. Timed cooperative multitask for tiny real-time embedded systems. In Proc. of IEEE 10th Jubilee International Symposium on Applied Machine Intelligence and Informatics, SAMI 2012, Slovakia, 2012. pp. 377-382. ISBN 978-145770197-9. Go to original source...
    12. MADOŠ B. - BALÁŽ, Data FLow Graph Mapping Techniques of Computer Architecture with Data Driven Computation Model. In Proc. of IEEE 9th International Symposium on Applied Machine Intelligence and Informatics, SAMI 2011, Slovakia, 2011. pp. 355-359. ISBN 978-1-4244-7428-8. Go to original source...
    13. SIMA, D. - FONTAIN, T. - KACSUK, P. Korszerű számítógép-architektúrák tervezéstér-megközelítésben. Szak Kiadó Kft., Bicske, 1998. ISBN 963-9131-09-1.
    14. SWANSON, S. - MICHELSON, K. - SCHWERIN, A. - OSKIN, M.: WaveScalar. In Proc. of the 36th International Symposium on Microarchitecture, 2003. pp. 291-302, ISBN 0-7695-2043-X. Go to original source...
    15. VERDOSCIA, B. - VACARRO, R. ALFA. A Static Data Flow Architecture. In Proceedings of Fourth Symposium on the Frontiers of Massively Parallel Computation, McLean, VA, USA, 1992. pp. 318-325. ISBN 0-8186-2772-7. Go to original source...
    16. VOKOROKOS, L. Princípy architektúr počítačov riadených tokom údajov. Košice: Copycenter, spol. s.r.o., 2002. ISBN 80-7099-824-5.
    17. WINTZLAW, D. - GRIFFIN, P. - HOFFMANN, H. at al. On-Chip Interconnection Architecture of the Tile Processor. In IEEE Micro, vol. 27, no. 5, 2007. pp. 15-31. Go to original source...

    This is an open access article distributed under the terms of the Creative Commons Attribution 4.0 International License (CC BY 4.0), which permits use, distribution, and reproduction in any medium, provided the original publication is properly cited. No use, distribution or reproduction is permitted which does not comply with these terms.


    Return to the content